

# INTERNAL VOLTAGE GENERATING CIRCUIT FOR SEMICONDUCTOR DEVICE

[0001] This U.S. nonprovisional patent application claims priority under 35 U.S.C.

5 § 119 of Korean Patent Application 2003-26850 filed on April 28, 2003, the entire contents of which are hereby incorporated herein by reference.

## BACKGROUND OF THE INVENTION

### 10 1. Field of the Invention

[0002] The present invention relates to a semiconductor device, more particularly to an internal voltage generating circuit for a semiconductor device which receives or outputs data, such as a semiconductor memory device.

### 15 2. Description of Related Art

[0003] An internal voltage generating circuit of a typical semiconductor memory device includes an internal voltage generating circuit for a memory cell array and an internal voltage generating circuit for a peripheral circuit of the memory cell array such as a data IO (input/output) circuit and a data IO control circuit. An  
20 internal voltage generating circuit of double data rate (DDR) and RAMBUS semiconductor memory devices further include an internal voltage generating circuit for a delay locked loop (DLL).

[0004] The internal voltage generating circuit of the semiconductor memory device

receives an external power voltage and compares a reference voltage for a memory cell array, a reference voltage for a peripheral circuit, and a reference voltage for a delay locked loop to an internal voltage for a memory cell array, an internal voltage for a peripheral circuit, and an internal voltage for a delay locked loop, respectively, to generate an internal voltage of a reference voltage level for a memory cell array, an internal voltage of a reference voltage level for a peripheral circuit, and an internal voltage of a reference voltage level for a delay locked loop.

**[0005]** FIG. 1 is a view illustrating a conventional internal voltage generating circuit.

The internal voltage generating circuit includes a comparator 10 and a driver D.

The driver D includes a PMOS transistor P.

**[0006]** The comparator 10 receives an external power voltage EVC as a power voltage and compares a reference voltage VREF to an internal voltage IVC to raise a level of a node A when the internal voltage IVC is higher than the reference voltage VREF or to lower a level of a node A when the internal voltage IVC is lower than the reference voltage VREF. The PMOS transistor P is improved in driving ability when a level of a node A is raised and is degraded in driving ability when a level of a node A is lowered, thereby maintaining the internal voltage IVC to the reference voltage VREF.

**[0007]** The internal voltage generating circuit for a memory cell array, the internal voltage generating circuit for a peripheral circuit and the internal voltage generating circuit for a delay locked loop have the same configuration as that of FIG. 1. The internal voltage is set to be lower in level than the external power voltage EVC.

**[0008]** As described above, the internal voltage generating circuit of the

conventional semiconductor memory device generates a constant internal voltage independently from a data input/output bit number. However, as a data input/output bit number increases, a level drop of the internal voltage for the memory cell array does not occur, but level drops of the internal voltages for the peripheral circuit and/or the delay locked loop occur. Hence, there is a problem in that data access speed goes down.

**[0009]** In detail, the internal voltage for the memory cell array is applied to PMOS bit line sense amplifiers to be used to amplify data of bit line pairs, but the number of the PMOS bit line sense amplifiers is not increased by an increase of a data input/output bit number during operation. Therefore, a voltage drop of the internal voltage for the memory cell array does not occur even though the data input/output bit number is increased. However, in the case of the internal voltage for the peripheral circuit and/or the delay locked loop, the number of circuit components is increased as a data input/output bit number is increased, whereby a voltage drop occurs leading to a slow data access speed.

**[0010]** Consequently, the internal voltage generating circuits for the peripheral circuit and/or the delay locked loop of the conventional semiconductor memory device are configured to generate a constant internal voltage regardless of a data input/output bit number, and thus when a data input/output bit number is increased a data access speed is degraded.

**[0011]** The above described problem of the conventional internal voltage generating circuit is explained focusing on the semiconductor memory device, but such a problem can occur in all semiconductor devices which receive or output

data.

### **SUMMARY OF THE INVENTION**

**[0012]** It is an object of the present invention to provide an internal voltage  
5 generating circuit of a semiconductor device which raises a level of an internal  
voltage to thereby improve a data access speed when a data input/output bit  
number is increased.

**[0013]** In order to achieve the above object, the present invention provides an  
internal voltage generating circuit of a semiconductor device, comprising: a control  
10 signal generating circuit for generating a control signal according to a number of  
data bits; a comparing circuit for comparing a reference voltage to an internal  
voltage to generate a driving signal when the control signal is inactivated; a driving  
signal control circuit for inactivating the driving signal when the control signal is  
activated; and an internal voltage driving circuit for receiving an external power  
15 voltage and generating the internal voltage in response to the driving signal.

**[0014]** The present invention further provides an internal voltage generating circuit  
of a semiconductor device, comprising: a control signal generating circuit for  
generating a control signal according to a number of data bits; a comparing circuit  
for comparing a reference voltage to an internal voltage to generate a comparing  
20 signal; a switching circuit for transmitting the comparing signal as a driving signal  
when the control signal is inactivated; a driving signal control circuit for inactivating  
the driving signal when the control signal is activated; and an internal voltage  
driving circuit for receiving an external power voltage and generating the internal

voltage in response to the driving signal.

**[0015]** The driving signal control circuit includes an NMOS transistor which has a drain connected to a driving signal generating terminal for generating the driving signal, a gate to which the control signal is applied, and a source connected to a ground voltage.

**[0016]** The internal voltage driving circuit includes a PMOS transistor which has a source to which the external power voltage is applied, a gate to which the driving signal is applied, and a drain connected to an internal voltage generating terminal for generating the internal voltage, wherein the PMOS transistor turns the internal voltage to a reference voltage level in response to the driving signal and turns the internal voltage to an external power voltage level when the driving signal is inactivated.

**[0017]** The present invention further provides an internal voltage generating circuit of a semiconductor device, comprising: a control signal generating circuit for generating a control signal according to a number of data bits; a first internal voltage generating circuit for receiving a reference voltage and an internal voltage to turn the internal voltage to a reference voltage level; a second internal voltage generating circuit for receiving an external power voltage to turn the internal voltage to an external power voltage level; a first switching circuit for supplying the external power voltage to the first internal voltage generating circuit when the control signal is inactivated; and a second switching circuit for supplying the external power voltage to the second internal voltage generating circuit when the control signal is activated.

**[0018]** The present invention further provides an internal voltage generating circuit of a semiconductor device, comprising: a first internal voltage generating circuit for comparing a first reference voltage to a first internal voltage and turning the first internal voltage to a first reference voltage level; a second internal voltage generating circuit for comparing a second reference voltage to a second internal voltage to turn the second internal voltage to a second reference voltage level or to turn the second internal voltage to an external power voltage level in response to a control signal; and a control signal generating circuit for generating the control signal according to a number of data bits.

**[0019]** The control signal generating circuit activates or inactivates the control signal by using a fuse option or a bonding option or by receiving a mode setting signal together with a mode setting command.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

The foregoing and other objects, features and advantages of the invention will be apparent from the more particular description of a preferred embodiment of the invention, as illustrated in the accompanying drawings in which like reference characters refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention.

**[0020]** FIG. 1 is a schematic diagram illustrating a conventional internal voltage generating circuit.

**[0021]** FIG. 2 is a schematic diagram illustrating an internal voltage generating

circuit according to a first embodiment of the present invention.

[0022] FIG. 3 is a schematic diagram illustrating an internal voltage generating circuit according to a second embodiment of the present invention.

[0023] FIG. 4 is a schematic diagram illustrating an internal voltage generating circuit according to a third embodiment of the present invention.

[0024] FIG. 5 is a schematic diagram illustrating an internal voltage generating circuit according to a fourth embodiment of the present invention.

[0025] FIG. 6 is a schematic diagram illustrating a first embodiment of a control signal generating circuit according to the present invention.

[0026] FIG. 7 is a schematic diagram illustrating a second embodiment of a control signal generating circuit according to the present invention.

[0027] FIG. 8 is a schematic diagram illustrating a third embodiment of a control signal generating circuit according to the present invention.

## **DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS**

FIG. 2 is a schematic diagram illustrating an internal voltage generating circuit according to a first embodiment of the present invention. The internal voltage generating circuit includes a control signal generating circuit 20, a driving control circuit 22, and a comparator control circuit 24 in addition to a configuration of the internal voltage generating circuit of FIG. 1. The driving control circuit 22 includes an NMOS transistor N1, and the comparator control circuit 24 includes a PMOS transistor P1.

The control signal generating circuit 20 generates a control signal C having

a "high" level when the number of data bits which are simultaneously input or output is more than a predetermined bit number (e.g., 38-bits) and generates a control signal C having a "low" level when the number of data bits is less than a predetermined bit number (e.g., 18-bits). When a control signal C having a "low" level is generated, the PMOS transistor P1 is turned on, and the NMOS transistor N1 is turned off. The comparator 10 and the PMOS transistor P perform the same operation as described in FIG. 1. That is, an internal voltage IVC level becomes a reference voltage VREF level. On the other hand, when a control signal C having a "high" level is generated, the PMOS transistor P1 is turned off, and the NMOS transistor N1 is turned on. An external power voltage EVC is cut off, so that operation of the comparator 10 is disabled, and a node A becomes a "low" level. As a result, the PMOS transistor P is turned on, so that an internal voltage IVC becomes an external power voltage EVC level.

**[0028]** FIG. 3 is a view illustrating an internal voltage generating circuit according to a second embodiment of the present invention. The internal voltage generating circuit additionally includes an NMOS transistor N2 and an inverter I1 which are added to the comparator control circuit 24 of the internal voltage generating circuit of FIG. 2.

**[0029]** The internal voltage generating circuit of FIG. 3 performs the same operation as that of FIG. 2 except that when a control signal C having a "high" level is generated the PMOS transistor P1 and the NMOS transistor N2 are turned off, and so an external power voltage and a ground voltage to be applied to the comparator 10 are all cut off to disable operation of the comparator 10.



**[0030]** As described above, the internal voltage generating circuits of FIGs. 2 and 3 change a state of the control signal C according to the number of data input/output bits to turn the internal voltage IVC to the reference voltage VREF level or to an external voltage EVC level. When the control signal C is set to a “low” level, the internal voltage generating circuits of FIGs. 2 and 3 enable operation of the comparator 10 and disable operation of the driving control circuit 22 to turn the internal voltage IVC to the reference voltage VREF level, and when the control signal C is set to a “high” level, the internal voltage generating circuits of FIGs. 2 and 3 disable operation of the comparator 10 and enable operation of the driving control circuit 22 to turn the internal voltage IVC to the external voltage EVC level.

**[0031]** FIG. 4 is a view illustrating an internal voltage generating circuit according to a third embodiment of the present invention. The internal voltage generating circuit includes a control signal generating circuit 20, a driving control circuit 22 and a switching circuit 30 in addition to a configuration of that of FIG. 1. The driving control circuit 22 includes an NMOS transistor N1, and the switching circuit 30 includes a CMOS transmission gate C1 and an inverter I2.

**[0032]** Like that of FIG. 2, the control signal generating circuit 20 generates a control signal C having a “low” level or a “high” level according to the number of data input/output bits. When the control signal C having a “low” level is generated, the NMOS transistor N1 is turned off, and the inverter I2 inverts the control signal C having a “low” level to a signal having a “high” level. Hence, the CMOS transmission gate C1 is turned on. As a result, the internal voltage generating circuit performs the same operation as that of FIG. 1. On the other hand, when the

control signal C has a "high" level, the NMOS transistor N1 is turned on, and the inverter I2 inverts the control signal C having a "high" level to a signal having a "low" level. Hence, the CMOS transmission gate C1 is turned off. As a result, an output signal of the comparator 10 is not transferred, and a node A becomes a ground voltage level. The PMOS transistor P turns the internal voltage IVC to the external power voltage EVC in response to a ground voltage level at node A.

**[0033]** FIG. 5 is a view illustrating an internal voltage generating circuit according to a fourth embodiment of the present invention. The internal voltage generating circuit of FIG. 5 includes a control signal generating circuit 20, a switching circuit 40, and a driver D' in addition to a configuration of that of FIG. 1. The driver D' includes a PMOS transistor P', and the switching circuit 40 includes inverters I3 and I4 and CMOS transmission gates C2 and C3.

**[0034]** Like that of FIG. 2, the control signal generating circuit 20 generates a control signal C having a "low" level or a "high" level according to the number of data input/output bits. When the control signal C having a "low" level is generated, the inverters I3 and I4 invert the control signal C having a "low" level to a signal having a "high" level. Hence, the CMOS transmission gate C2 is turned on, and the CMOS transmission gate C3 is turned off. An external power voltage EVC is applied to the comparator 10 and the PMOS transistor P, and an external power voltage EVC to be applied to the PMOS transistor P' is cut off. Hence, the PMOS transistor P' does not operate, and the comparator 10 and the PMOS transistor P perform the same operation as FIG. 1 to turn the internal voltage IVC to the reference voltage VREF level. On the other hand, when the control signal C having

a "high" level is generated, the inverters I3 and I4 invert the control signal C having a "high" level to a signal having a "low" level. Hence, the CMOS transmission gate C2 is turned off, and the CMOS transmission gate C3 is turned on. An external power voltage EVC is not supplied to the comparator 10 and the PMOS transistor P but is supplied to the PMOS transistor P'. As a result, the comparator 10 and the PMOS transistor P do not operate, but the PMOS transistor P' operates to turn the internal voltage IVC to an external power voltage EVC level.

**[0035]** The internal voltage generating circuits of FIGs. 4 and 5, like those of FIGs. 2 and 3, change a state of a control signal C output from the control signal generating circuit 20 to turn an internal voltage IVC to a reference voltage VREF level or an external power voltage EVC.

**[0036]** FIG. 6 is a view illustrating a first embodiment of the control signal generating circuit according to the present invention. The control signal generating circuit of FIG. 6 includes PMOS transistors P2 and P3, a fuse F, an NMOS transistor N3, and inverters I5 and I6.

**[0037]** In FIG. 6, when a power voltage is applied a power up signal VCCH maintains a "low" level, and when a power voltage is turned to more than a predetermined level the power up signal VCCH is transited to a "high" level. An internal voltage IVC is applied to sources of the PMOS transistors P2 and P3.

**[0038]** When the power up signal VCCH having a "low" level in the state that the fuse is not cut, the PMOS transistor P2 is turned on, and the NMOS transistor N3 is turned off, so that a signal having a "high" level is transmitted to a node B. The inverter I5 inverts a signal having a "high" level of a node B to generate a signal

having a "low" level, and the inverter I6 inverts an output signal of the inverter I5 to generate a signal having a "high" level. The PMOS transistor P3 is turned on in response to an output signal of the inverter I4 to latch a signal having a "high" level of a node B. When the power up signal VCCH is transited to a "high" level, the PMOS transistor P2 is turned off, and the NMOS transistor N3 is turned on. Hence, a level of a node B is transited from a "high" level to a "low" level. The inverter I5 inverts a signal having a "low" level to generate a signal having a "high" level, and the inverter I6 inverts a signal having a "high" level to generate a control signal C having a "low" level. The PMOS transistor P3 is turned off in response to an output signal of the inverter I5. That is, when the fuse F is not cut, a control signal which maintains a "low" level after becoming a "high" level is generated.

**[0039]** On the other hand, when the power up signal VCCH having a "low" level is applied in the state that the fuse F is cut, the same operation as in the state that the fuse F is not cut is performed to generate a control signal C having a "high" level. When the power up signal VCCH is transited to a "high" level, the PMOS transistor P2 is turned off, and the NMOS transistor N3 is turned on. However, since the fuse F is cut, a level of a node B is maintained to a "high" level. Hence, a signal latched by the PMOS transistor P3 and the inverter I5 is continually generated, and thus a control signal C having a "high" level is generated. That is, when the fuse F is cut, a control signal C having a "high" level is generated.

**[0040]** As described above, the control signal generating circuit of FIG. 6 fixes a control signal C to a "high" level or a "low" level by using a fuse option.

**[0041]** FIG. 7 is a view illustrating a second embodiment of the control signal

generating circuit according to the present invention. The control signal generating circuit includes a control signal pad PAD and an inverter I7.

**[0042]** When the control signal pad PAD is connected to a power voltage pad (not shown) and a power voltage is applied, a power voltage is applied to the pad PAD, and the inverter I7 inverts a signal having a "high" level to generate a control signal C having a "low" level.

**[0043]** On the other hand, when the control signal pad PAD is connected to a ground voltage pad (not shown) and a ground voltage is applied, a ground voltage is applied to the pad PAD, and the inverter I7 inverts a signal having a "low" level to generate a control signal C having a "high" level.

**[0044]** Here, the pad may be connected to a power voltage pad or a ground voltage pad by a wire or a metal line.

**[0045]** The control signal generating circuit of FIG. 7 fixes a control signal C to a "high" level or a "low" level by using a wire bonding or a metal option.

**[0046]** FIG. 8 is a view illustrating a third embodiment of a control signal generating circuit according to the present invention. The control signal generating circuit includes a mode setting circuit 50.

**[0047]** When a command COM (e.g., an inverted chip selection signal CSB of a "low" level", an inverted low address strobe signal RASB of a "low" level", an inverted column address strobe signal CASB of a "low" level", and an inverted write enable signal WEB of a "low" level") to set a mode of semiconductor memory devices is applied, the mode setting circuit 50 receives and combines a mode setting code IN from an external portion to generate a control signal C. That is, the

mode setting circuit 50 generates a control signal C having a “high” level or a “low” level according to a mode setting code.

**[0048]** The control signal generating circuit of FIG. 8 sets a control signal C to a “high” level or a “low” level by using a mode setting circuit.

5 **[0049]** The control signal generating circuits of FIGs. 6 and 7 fix a state of the control signal C to a “high” level or a “low” level according to the number of data input/output bits in a wafer state, but the control signal generating circuit of FIG. 8 can set the control signal to a “high” level or a “low” level according to the number of data input/output bits in a package state as well as a wafer state.

10 **[0050]** When the internal voltage generating circuit of the present invention is used as an internal voltage generating circuit for a peripheral circuit and/or a delay locked loop of a semiconductor memory device, and the control signal is set to an active state, even as the number of data input/output bits is increased, a level drop of an internal voltage for the peripheral circuit and/or the delay locked loop does  
15 not occur, thereby improving data access speed. Also, the internal voltage generating circuit of the present invention can conditionally be used as an internal voltage generating circuit for a memory cell array of a semiconductor memory device.

**[0051]** The internal voltage generating circuit of the present invention can be  
20 applied to other semiconductor devices which receive or output data as well as a semiconductor memory device.

**[0052]** The internal voltage generating circuit of the present invention can turn an internal voltage to a reference voltage level or an external power voltage according

to the number of data input/output bits.

**[0053]** Therefore, when a data input/output bit number is high, a level of an internal voltage does not drop, thereby improving data access speed.

**[0054]** While the invention has been particularly shown and described with  
5 reference to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in form and details may be made therein without departing from the spirit and scope of the invention.